A fast fault simulation algorithm for combinational circuits

نویسندگان

  • Wuudiann Ke
  • Sharad C. Seth
  • Bhargab B. Bhattacharya
چکیده

The performance of a fast fault simulation algorithm for combinational circuits, such as the critical path tracing method, is determined primarily by the efficiency with which it can deduce the detectability of stem faults (stem analysis). We propose a graph based approach to perform stem analysis. A dynamic data structure, called the criticality constraint graph, is used during the backward pass to carry information related to self masking and multiple-path sensitization of stem faults. The structure is updated in such a way that when stems are reached their criticality can be found by looking at the criticality constraints on their fanout branches. Compared to the critical path tracing method, our algorithm is exact and does not require forward propagation of individual stem faults. Several examplca are given to illustrate the power of the algorithm. Preliminary data on an implement& tion is also provided.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

What is the Path to Fast Fault Simulation?

Motivated by the recent advances in fast fault simulation techniques for large combinational circuits, a panel discussion has been organized for the 1988 International Test Conference. This paper is a collective account of the position statements offered by the panelists.

متن کامل

Fault Simulation with Parallel Critical Path Tracing for Combinational Circuits Using Structurally Synthesized BDDs

An efficient method of parallel fault simulation for combinational circuits is proposed. The method is based on structurally synthesized BDDs (SSBDD) which allow to represent gate level circuits at higher macro level where macros represent subnetworks of gates. Converting the gate-level circuits to the macrolevel is accompanied with corresponding fault collapsing. A parallel fault analysis algo...

متن کامل

Voting model based diagnosis of bridging faults in combinational circuits

A novel algorithm for diagnosing all two-line single bridging faults in combinational circuits is presented. It uses the accurate voting model to model bridging faults. SOPS, a compact data structure is used to represent the set of possible faults. This makes the algorithm space eecient. A set of rules is used to reduce the fault list. These rules are based on stuck-at fault simulation, making ...

متن کامل

Fault simulation and test generation for small delay faults

Fault Simulation and Test Generation for Small Delay Faults. (December 2006) Wangqi Qiu, B.S., Fudan University, China Chair of Advisory Committee: Dr. Duncan M. Walker Delay faults are an increasingly important test challenge. Traditional delay fault models are incomplete in that they model only a subset of delay defect behaviors. To solve this problem, a more realistic delay fault model has b...

متن کامل

An efficient logic fault diagnosis framework based on effect-cause approach

An Efficient Logic Fault Diagnosis Framework Based on Effect-Cause Approach. (December 2007) Lei Wu, B.S., Sichuan University, China; M.S., Sichuan University, China; M.S., McNeese State University Chair of Advisory Committee: Dr. Duncan M. Walker Fault diagnosis plays an important role in improving the circuit design process and the manufacturing yield. With the increasing number of gates in m...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1988